MATEC Web of Conferences
Volume 57, 20164th International Conference on Advancements in Engineering & Technology (ICAET-2016)
|Number of page(s)||4|
|Section||Electronic & Electrical Engineering|
|Published online||11 May 2016|
- Neil H.E. Weste, David Harris and Ayan Banerjee“CMOS VLSI Design, a Circuit and SystemPerspective”, Third Edition, Pearson Education, Inc., (2005). [Google Scholar]
- Sung-Mo (Steve) Kang and Yusuf Leblebici, “CMOS Digital Integrated Circuits Analysis & Design”,Tata McGraw-Hill, (2005). [Google Scholar]
- Mahdiar Ghadiry, Mahdieh Nadi and Abu Khari A’Ain , “DLPA: Discrepant Low PDP 8-Bit Adder”, Journal of Circuits Syst. Signal Process, Vol. 32, Issue1, pp.1-14, (2013). [CrossRef] [Google Scholar]
- Deepak Garg, Mayank Kumar Rai, “ CMOS Based 1-Bit Full Adder Cell for Low-Power DelayProduct”, IJECCT 2012, Vol. 2 No.4, pp. 18-23, (2012). [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.