Issue |
MATEC Web Conf.
Volume 202, 2018
2018 International Conference on Aeronautical, Aerospace and Mechanical Engineering (AAME 2018)
|
|
---|---|---|
Article Number | 01005 | |
Number of page(s) | 6 | |
Section | Material Performance Testing and Analysis | |
DOI | https://doi.org/10.1051/matecconf/201820201005 | |
Published online | 26 September 2018 |
Material Selection for Interfacial Bond Layer in Electronic Packaging
Faculty of Engineering and Science, Curtin University Malaysia CDT 250, 98009 Miri, Sarawak, Malaysia
In electronic packaging, typically two or more thin dissimilar plates or layers are bonded together by an extremely thin adhesive bond layer. Electronic assemblies are usually operated under high power conditions which predictably produces a high temperature environment in the electronic devices. Therefore, thermal mismatch shear and peeling stress inevitably arise at the interfaces of the bonded dissimilar materials due to differences in Coefficient of Thermal Expansion (CTE) typically during the high temperature change in the bond process. As a result, delamination failure may occur during manufacturing, machining, and field use. As such, these thermo-mechanical stresses play a very significant role in the design and reliability of the electronic packaging assembly. Consequently, critical investigations of interfacial stresses under variable load conditions in composite structure can result in a better design of electronic packaging with higher reliability and minimize or eliminate the risk of functional failure. In order to formulize bond material selection, analytical studies are carried out in order to study the influence of bond layer parameters on interfacial thermal stresses of a given package. These parameters include Coefficient of thermal expansion (CTE), poison’s ratio, temperature, thickness, and stiffness (compliant and stiff) of the bond layer. From the study, stiffness and bond layer thickness are identified as the key parameters influencing interfacial shearing and peeling stresses. The other parameters namely CTE, poisons ratio has shown insignificant influence on interfacial stresses due to the very thin section of bond layer compared to the top and bottom layers. The results also show that the interfacial stresses increases proportionally with the increase of temperature in the layers. Therefore, it is very important that the temperature is maintained as low as possible during the chip manufacturing and operating stages. Since only two parameters namely stiffness and bond layer thickness are identified as the key parameters, the interface thermal mismatch stresses can be reduced or eliminated by controlling these two parameters only. Therefore the identification of suitable bond layer parameters selection with reasonable accuracy is possible even without performing optimization process. Finally, this paper proposes a Metal Matrix Composite (MMC) bond material selection approach using rule of mixture material design. The outcome of this research can be seen in the forms of practical and beneficial tools for interfacial stress evaluation and physical design and fabrication of layered assemblies. The Engineers can utilize this research outcome in conjunction with guidelines for electronic packaging under variable thermal properties of layered composites.
© The Authors, published by EDP Sciences, 2018
This is an open access article distributed under the terms of the Creative Commons Attribution License 4.0 (http://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.