Open Access
Issue
MATEC Web Conf.
Volume 139, 2017
2017 3rd International Conference on Mechanical, Electronic and Information Technology Engineering (ICMITE 2017)
Article Number 00085
Number of page(s) 5
DOI https://doi.org/10.1051/matecconf/201713900085
Published online 05 December 2017
  1. Pandey A. Study of data hazard and control hazard resolution techniques in a simulated five stage pipelined RISC processor. International Conference on Inventive Computation Technologies. IEEE, 1–4 (2017). [Google Scholar]
  2. Qiao-Yan Y, Peng L, Qing-Dong Y. A data hazard detection method for DSP with heavily compressed instruction set. (2004). [Google Scholar]
  3. Bernardi P, Boyang D, Ciganda L, et al. A functional test algorithm for the register forwarding and pipeline interlocking unit in pipelined microprocessors. Design and Test Symposium. IEEE, 1–6 (2014). [Google Scholar]
  4. Lu J, Zhou X, Wang J. A novel dynamic scheduling algorithm of data hazard for embedded processor. International Conference on Asic. IEEE, 28–31 (2007). [Google Scholar]
  5. Schönherr J, Schreiber I, Fordran E, et al. Hazard Checking in Pipelined Processor Designs Using Symbolic Model Checking. Euromicro Conference, 1999. Proceedings. IEEE, 1, 75–78 (1999). [Google Scholar]
  6. E. Nurvitadhi, J. C. Hoe, T. Kam, and S. Lu. Automatic pipelining from transactional datapath specifications. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010, 1001–1004 (2010). [Google Scholar]
  7. E. Nurvitadhi. Automatic pipeline synthesis and formal verification from transactional datapath specifications. Terapevticheski Arkhiv, 80(4), 73–6 (2008). [Google Scholar]
  8. E. Nurvitadhi, J. C. Hoe, T. Kam, and S. Lu. Automatic pipelining from transactional datapath specifications. IEEE Trans. on CAD of Integrated Circuits and Systems, 30(3), 441–454 (2011). [CrossRef] [Google Scholar]
  9. P. Yiannacouras, J. G. Steffan, and J. Rose. Exploration and customization of fpga-based soft processors. IEEE Trans. on CAD of Integrated Circuits and Systems, 266–277 (2007). [CrossRef] [Google Scholar]
  10. Yiannacouras, Peter, Jonathan Rose, and J. Gregory Steffan. The microarchitecture of FPGA-based soft processors. Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, 202–212 (2005). [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.