MATEC Web Conf.
Volume 125, 201721st International Conference on Circuits, Systems, Communications and Computers (CSCC 2017)
|Number of page(s)||4|
|Published online||04 October 2017|
- G. Di Pendina et al., “A Hybrid Magnetic/CMOS PDK for the Design of Low-Power Logic Circuits”, J. Appl. Phys., vol. 111, 2012 [CrossRef]
- K. Jabeur et al., “Comparison of Verilog-A compact Modeling Strategies for Spintronics Devices”, IEEE Electronics Letters, 2014
- Y. J. Song et al, “Highly Functional and Reliable 8Mb STT-MRAM Embedded in 28nm Logic”, IEDM 2016
- Daisuke Saida et al, “ 1×- to 2×-nm perpendicular MTJ Switching at Sub-3-ns Pulses Below 100 μA for High Performance Embedded STT-MRAM for Sub-20-nm CMOS”, IEEE Transactions on Electron Devices, vol. 64, no. 2, february 2017
- Yu Lu et al, “Fully Functional Perpendicular STTMRAM Macro Embedded in 40 nm Logic for Energy-efficient IOT Applications”, IEDM 2015
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.