

# Design of a full 1Mb STT-MRAM based on advanced FDSOI technology

*Kotb Jabeur and Guillaume Prenat*

Univ. Grenoble Alpes, INAC-SPINTEC; CNRS;  
CEA, 17 rue des Martyrs, Grenoble, France  
*kotb.jabeur@cea.fr, guillaume.prenat@cea.fr*

**Abstract.** In one hand, the shrinking of CMOS technology nodes is dramatically increasing the leakage current in integrated circuits. In the other hand, modern portable devices first concern is power-efficiency to insure a better autonomy. Thus, new device technologies and computing strategies are required in integrated systems to save power without limiting processing performances. The use of Non-Volatile Memories (NVM) seems to be a choice of a great interest in complex computing systems. But, their integration within heterogeneous technologies remains a real challenge. Among emerging NV memories, Spin Transfer Torque Magnetic Random Access Memories (STT-MRAM) is considered as one of the most attractive candidates to overcome shortcomings of conventional memories. In this paper, we describe the design of a fully embedded STT-MRAM. We developed and validated a complete MRAM platform to simulate and evaluate a 1Mb STT-MRAM based on 28nm FDSOI technology. Furthermore, we exploited body back biasing techniques offered by the FDSOI technology to achieve 60% of decrease in term of leakage power and give the possibility to increase performance up to 2x.

## 1 INTRODUCTION

The microelectronics industry will face major challenges related to power dissipation and energy consumption in the next years. Both static and dynamic consumption (already dominated by the leakage power) will soon start to limit microprocessor performance growth. A promising way to stop this trend is the integration of non-volatility as a new feature of memory caches, which would immediately minimize static power as well as paving the way towards normally-off/instant-on computing. The use of emerging spin-based non-volatile memory devices, such as Magnetic Random Access Memory (MRAM), in both memory hierarchy and logic (the so called “memory-in-logic”) of computing systems provides a huge opportunity for low-power systems. MRAMs can be used at various levels of the memory hierarchy (memory-in-logic, register files, different levels of cache, main memory) along with traditional CMOS devices and memories to achieve ultra-low-power and provide high performance and low cost. In this paper, we explore the potential of MRAM at advanced CMOS technology nodes by designing a full 1Mb memory based on 28nm FDSOI technology. In addition to the expected gain of MRAMs in term of power consumption, we use body bias techniques offered

by the FDSOI technology to reduce further the power consumption and/or increase the performance of MRAMs.

As the Magnetic Tunnel Junction (MTJ) is the cornerstone of the MRAM, we developed a set of accurate modelling of the STT-MTJ device which has been integrated in design and simulation tools that cover the flow from the device to the circuit level to design and evaluate hybrid memory hierarchies and processor architecture.

Section 2 introduces the STT-MRAM platform design based on an accurate compact model used to integrate the device in the CMOS design flow with a bird’s view of the MRAM architecture. In section 3, we validate through simulations the design of the STT-MRAM and we explore the potential of body biasing technique to decrease the power consumption and improve the performance. Section 4 is the conclusion.

## 2 MRAM design platform

### 2.1. Compact modelling of the STT-MTJ device

\* Corresponding author: *kotb.jabeur@cea.fr*

The integration of the STT device into standard microelectronics design suites is a fundamental step toward the design of hybrid CMOS/MTJ circuits.

Therefore an accurate and fast SPICE compact model of the MTJ, i.e. the bit cell element, must be used for analog electrical simulations within the Process Design Kit (PDK) for the hybrid CMOS/magnetic technology, as presented in [1]. In addition to technology files for layout and physical verification, and standard cells for the design of complex logic circuits, our magnetic PDK contains a compact model of the MTJ.

The model was recently presented in [2] with emphasis on the physics behind as well as the model development and calibration flow. It is a physics-based, accurate, scalable, robust and predictive model which takes into account the temperature, the bias voltage and the impedance load of the MTJ. A special care was given to establish a PDK which is compatible with standard design suites. Thus, Verilog-AMS language has been used to develop the physical compact model. The model has been qualified on different commercial Spice and fast Spice simulators engines showing compatibility and good accuracy and speed. Concerning accuracy and speed, we described in [3] the two possible strategies to efficiently model spintronics while highlighting pros and cons of the different modeling strategies.

Fig. 1 shows the symbol and the layout views used by the analog design flow for the evaluation of the static and the transient behavior of the device at circuit level.




Fig. 1. Validation of the MTJ model (a) Symbol and layout of the MTJ (b) Switching current Vs pulse duration (c) Transient analysis: switching of the magnetization state  $m_z$  according to the current pulse and amplitude

Figures 1(a) illustrates the symbol and the layout as it was integrated in the commercial design tool. The switching current dynamics are presented in Fig. 1(b) describing the evolution of switching current versus the current pulse duration. Fig. 1(c) shows the magnetization switching from parallel  $m_z = 1$  to anti-parallel  $m_z = -1$  and back, for various amplitudes of the applied current IMTJ. The model is able to predict the delay of the

switching that depends on the current intensity and direction.

## 2.2 Magnetic Random Access Memory (MRAM)

Independently of the technology used, a standalone or an embedded memory is designed according to a combination of different blocks as shown in Figure 2. Each block fulfills a specific function and has a direct impact on the final memory performances and characteristics. The core block is the Array of BitCells where data is stored. In our case, we opt for a 1T-1MTJ BitCell architecture where each MTJ is connected in series with a n-type FET.




Fig. 2. Architecture of the STT-MRAM memory array based on 1T1MTJ bit cell

The function of the Inputs/Outputs drivers (Address and Controls Inputs, Data's Inputs/Outputs) is to restyle the input signals coming from the system level control and to drive the heavy loaded data bus.

The Analog/Digital Control Block represents the memory's brain; it generates all the internal control signals, decodes the address and drives the different sub-blocks. It ensures the synchronization between the different blocks by means of an accurate delays monitoring. Depending on the technology and the architecture of the MRAM, the control block may contain analog blocks such as a Biasing Block to guarantee stable voltages and currents commonly required for readout circuits.

The Read/Write Drivers are used to write (write driver) or read (sense amplifier (SA)) the bitcells.

Finally, the WordLine Driver is used to select one row of the array; the word is obtained by combining this selection with the column multiplexer or "y-mux", part of the Read/Write Driver Block. We designed, validated and characterized a full library of MRAMs ranging from 128kb to 1Mb.

All instances have been simulated and validated through different Process, Voltage, Temperature (PVT) corners while analyzing their performances (in time, power and estimated area, yield...). To guarantee an industrially-high yield of the designed circuits, 6 sigma Monte-Carlo simulations had to be carried out.

### 3 MRAM specifications and evaluations

#### 3.1 MRAM specifications

Based on the latest test chip results published in literature by industrials such as Samsung [4], Toshiba [5] and Qualcomm [6], we draw the specifications of the MRAM designed in this work. Table 1 summarizes the main specifications targeted in this work.

The model of the MTJ has been calibrated and its parameters were tuned to match the magnetic technology specifications presented in table 1. Since we target an embedded memory which may be used at one level of cache memories, the same SRAM interface has been considered to respect the compatibility with conventional CPU interfacing ports. Figure 3 describes different pins of the SRAM-like single port interface. While it is possible to add other pins for enhanced functionalities such as power gating test purposes, the interface is kept simple. However, two additional pins are used for body biasing purposes. The pin CBBIAS (Core Body Biasing) enables the biasing of the MRAM core, i.e. bitcell arrays. The pin PBBIAS (Periphery Body Biasing) enables the biasing of the MRAM periphery, i.e. world line drivers, read/write blocks, multiplexers and so on. Table 1, illustrates the system specification target and the circuit-level design considerations.

**Table 1.** STT-MRAM specifications

MTJ	40nm	Magnetic
TMR, Rp, Sigma	>150%, 1 K $\Omega$ , 5%	
Retention	10 years	
Endurance	>10 <sup>12</sup>	
Critical current (I <sub>c</sub> )	I <sub>c</sub> =40-100 $\mu$ A	System
Density	1Mb	
Timing	20-100ns [10-50 Mhz]	
IO width	32	CMOS Circuit
Bitcell size	min MOS size, 0,0364 $\mu$ m <sup>2</sup>	
Bitcell architecture	1T-1MTJ	
Optimization techniques	Body Bias Quasi differential sensing SL sharing	
CMOS	28nm-FDSOI	
P.Supply	1V	




Fig. 3. SRAM-like single port interface

#### 3.2 MRAM simulation and evaluation

We run simulations in the developed hybrid CMOS/magnetic environment of different size instances of memories from 128Kb to 1Mb. Accurate results with fast simulation time and no convergence issues have been obtained. Figure 4 depicts different access operations of the MRAM where data is written or read for each clock signal. Thanks to the body-biasing technique offered by the FDSOI technology, we may decrease the static power consumption during sleep mode. It is also possible to improve the performance of the memory by boosting the back gate of the memory core to pass higher current through the bitcell and so write the MTJ more rapidly. In figure 5, we compare the power consumption and the performance of the MRAM with and without activating the body biasing. A 60% of static power decrease has been observed thanks to the body biasing technique of the periphery CMOS part of the memory. Also, the performance of the memory can attain 2x of improvement by body biasing the core of the MRAM (here the performance mainly related to MTJ writing time). Only 10% of dynamic power consumption has been observed when boosting the performance of the memory.




Fig. 4. Simulations of the MRAM instance and validation of its functionality




Fig. 5. Effect of body biasing on the memory power consumption and performance (a) Static power reduction by activating periphery body biasing (b) Performance improvement by activating core body biasing

## 4 Conclusion

As a NV emerging memory, MRAM integration in complex modern systems is a hot topic in both academic and industrial R&D. A solid design flow compatible with industrial constraints and standards is required to associate such a technology to the existing CMOS based integrated circuits systems. In this work, we depicted the complete design of a 1Mb MRAM from the single bitcell to the final memory architecture. While the static power consumption of the MRAM *core* is zero in standby mode thanks to the non-volatility of MTJs, the periphery part of the memory architecture will present a certain amount of leakage power. We proved that using FDSOI technology, the body bias possibility offered by such a technology can reduce further the static power of MRAM up to 60%. Moreover, we demonstrated that the writing time of the bitcell can be decreased by a factor of 2, leading to an improvement of 2x in terms of memory performance. Results are very supportive for future complex hybrid magnetic/CMOS system.

## Acknowledgment

This work was partly supported by the French National Research Agency (ANR) under grants ANR-15-CE24-0033-01 and by the German Research Foundation (DFG) in the framework of the MASTA project.

## References

1. G. Di Pendina et al., "A Hybrid Magnetic/CMOS PDK for the Design of Low-Power Logic Circuits", *J. Appl. Phys.*, Vol. 111, 2012
2. [http://www.mosak.org/grenoble\\_2015/presentations/T5\\_Bernard-Granger\\_MOSAK\\_Grenoble\\_2015.pdf](http://www.mosak.org/grenoble_2015/presentations/T5_Bernard-Granger_MOSAK_Grenoble_2015.pdf)
3. K. Jabeur et al., "Comparison of Verilog-A compact Modeling Strategies for Spintronics Devices", *IEEE Electronics Letters*, 2014
4. Y. J. Song et al., "Highly Functional and Reliable 8Mb STT-MRAM Embedded in 28nm Logic", *IEDM 2016*
5. Daisuke Saida et al., "1x- to 2x-nm perpendicular MTJ Switching at Sub-3-ns Pulses Below 100  $\mu$ A for High Performance Embedded STT-MRAM for Sub-20-nm CMOS", *IEEE Transactions on Electron Devices*, vol. 64, no. 2, february 2017
6. Yu Lu et al., "Fully Functional Perpendicular STT-MRAM Macro Embedded in 40 nm Logic for Energy-efficient IOT Applications", *IEDM 2015*