Issue |
MATEC Web Conf.
Volume 309, 2020
2019 International Conference on Computer Science Communication and Network Security (CSCNS2019)
|
|
---|---|---|
Article Number | 01014 | |
Number of page(s) | 8 | |
Section | Communication Technology | |
DOI | https://doi.org/10.1051/matecconf/202030901014 | |
Published online | 04 March 2020 |
The advancement of cluster based FPGA place & route technic
1 Smart Shine Microelectronics Technology CO. Ltd, Beijing 10089, China
2 Information & Telecommunications Company. State Grid Shandong Electric Power Company, Jinan 25010, China
* Corresponding author: yaoliang@sgitg.sgcc.com.cn
As one of the core components of electronic hardware systems, Field Programmable Logic Array (FPGA) device design technology continues to advance under the guidance of electronic information technology policies, and has made information technology applications. huge contribution. However, with the advancement of chip technology and the continuous upgrading of information technology, the functions that FPGAs need to perform are more and more complicated. How to efficiently perform layout design and make full use of chip resources has become an important technology to be solved and optimized in FPGA design. The FPGA itself is not limited to a specific function. It contains internal functions such as memory, protocol module, clock module, high-speed interface module and digital signal processing. It can be programmed through logic modules such as programmable logic unit modules and interconnects. Blank FPGA devices are designed to be high performance system applications with complex functions. The layout and routing technology based on cluster logic unit blocks can combine the above resources to give full play to its performance advantages, and its importance is self-evident. Based on the traditional FPGA implementation, this paper analyzes several advantages based on cluster logic block layout and routing technology, and generalizes the design method and flow based on cluster logic block layout and routing technology.
Key words: FPGA / Place and route / Cluster structure
© The Authors, published by EDP Sciences, 2020
This is an Open Access article distributed under the terms of the Creative Commons Attribution License 4.0, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.