MATEC Web Conf.
Volume 292, 201923rd International Conference on Circuits, Systems, Communications and Computers (CSCC 2019)
|Number of page(s)||5|
|Published online||24 September 2019|
NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop
1 1Centre Tecnològic de Telecomunicacions de Catalunya (CTTC/CERCA), 08860, Castelldefels, Spain
2 2Universitat Politècnica de Catalunya (UPC), 08034, Barcelona, Spain
* Corresponding author: email@example.com
In this paper we propose to introduce a new processing scheme in the basic loop of a Delta Sigma (ΔΣ) analog-to-digital converter. This processing confers extra gains of the converter over both the quantization error and the channel noise. This is an advance with respect to all cases found in the literature, where the desired signal is not protected against channel noise. Also, the proposed processing is simple and contrasts with the existing architectures, which produce better quality at the expense of sensitivity to implementation imperfections due to the presence of multiples loops in the corresponding architecture. Furthermore, the in-phase/quadrature components structure of a band pass signal has not been used to improve the performance of ΔΣ converters.
© The Authors, published by EDP Sciences, 2019
This is an Open Access article distributed under the terms of the Creative Commons Attribution License 4.0, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.