X-band Core Chip SiGe design for Phased Array T/R Modules Valeri Timoshenkov and Andrey Efimov MATEC Web Conf., 125 (2017) 01002 Published online: 04 October 2017 DOI: 10.1051/matecconf/201712501002