An Optimized Structure on FPGA of Key Point Detection in SIFT Algorithm
MATEC Web of Conferences, 56 (2016) 02003
DOI: https://doi.org/10.1051/matecconf/20165602003
EDPS Account
