X-band Core Chip SiGe design for Phased Array T/R ModulesValeri Timoshenkov and Andrey EfimovMATEC Web Conf., 125 (2017) 01002DOI: https://doi.org/10.1051/matecconf/201712501002
