Issue |
MATEC Web Conf.
Volume 176, 2018
2018 6th International Forum on Industrial Design (IFID 2018)
|
|
---|---|---|
Article Number | 01028 | |
Number of page(s) | 5 | |
Section | Intelligent Design and Computer Technology | |
DOI | https://doi.org/10.1051/matecconf/201817601028 | |
Published online | 02 July 2018 |
Understanding of the Coherent Demodulation with Phase-Locked Loop
School of Information Engineering Beijing, Institute of Petrochemical Technology, North Qingyuan Road, Daxing District, Beijing, China
*
Corresponding author : 18601167058@163.com
The phase-locked loop (PLL) technology is a very important technology in the communication field. With the development of electronic technology toward digitalization, the phase-locked processing of signal needs to be realized in digital way. Therefore, more and more attentions have been paid to the research and application of all digital phase-locked loops. This paper serves as an introduction about the basic background of PLL, the basic characteristics and structure of PLL, and the basic principles of modulation and demodulation. It provides a concise application about the basic principle and main design process of modulation and demodulation of FSK signal, which are realized by using phase-locked loop chip NE564.
© The Authors, published by EDP Sciences, 2018
This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.