Deep sub-micron ESD GGNMOS layout design and optimization Shi Jun MATEC Web Conf., 198 (2018) 04009 Published online: 12 September 2018 DOI: 10.1051/matecconf/201819804009