Deep sub-micron ESD GGNMOS layout design and optimizationShi JunMATEC Web Conf., 198 (2018) 04009DOI: https://doi.org/10.1051/matecconf/201819804009