Download citation

Deep sub-micron ESD GGNMOS layout design and optimization

MATEC Web Conf., 198 (2018) 04009
DOI: https://doi.org/10.1051/matecconf/201819804009