Mathematical support and software for data processing in robotic neurocomputer systems

Vitaliy Romanchuk

Ryazan State University named for S.A. Esenin, Department of Informatics, CS and MTI, 390000, Svobody, 46, Ryazan, Russia

Abstract. The paper addresses classification and formal definition of neurocomputer systems for robotic complexes, based on the types of associations among their elements. We suggest analytical expressions for performance evaluation in neural computer information processing, aimed at development of methods, algorithms and software that optimize such systems.

1 Introduction

It is obvious now that productivity of computing devices and systems is insufficient for solving a number of tasks, such as processing of video and audio data, real-time management robotics, recognition of images, forecasting, optimization, and artificial intellect tasks for robotics. The problem is due to several causes: it is impossible to increase the frequencies of computing devices because of the “technological restrictions” we currently face; we lack effective methods, algorithms and software solutions for parallelization of operations when multiprocessor and multinuclear systems are used; we have a limited number of generic methods, algorithms and software means of parallelization, when employing specialized computing devices (neuroprocessors, DSP-processors, etc.).

One of the ways to deal with insufficient productivity in solving a number of tasks is to employ high-performance computing systems with massive parallelism. Such parallelism in numerous applications that will perform complex processing of video, images, communication, security, and other types of signals is mainly present at the data level (Data Level Parallelism – DLP). In the majority of modern processors, DLP is implemented through a single command stream and a multiple data stream, in «single instruction, multiple data» (SIMD). The above applications also show considerable Instruction Level Parallelism (ILP). In such cases, parallel assignment of multiple scalar operations and/or SIMD-operations provides a basis for their parallel performance at the instruction level. However, a SIMD-architecture may not be the best solution for applications with variable DLP, which will decrease productivity and increase power consumption. Modern computing systems use very long instruction word (VLIW) architectures that implement ILP and DLP. Nevertheless, popular von Neumann-type processors cannot implement parallelization effectively, because of complex-parallelized constructs in their algorithms, such as cycles, conditional branching, and dependence of data. This paper proposes a method to accelerate the development of methods other than frequency increase, to improve high-speed response: using high-parallel specialized computing hardware (e.g., neurocomputers), and development of innovative easily parallelized algorithms with elements of intellectual compilation. The idea behind this is to simplify the software and extract as much “implicit parallelism” as possible at the command level, using Wide Issue Width (WIW) in command outputs and long pipelines with Deep Pipeline Latency (DPL). Neurocomputers are next generation computing devices consisting of many concurrently running simple computing elements (neurons). These elements are connected in a neuron network. They perform uniform computing operations and do not require external control. The great number of concurrently running computing elements ensures high-response performance and low energy consumption. Besides, neurocomputing applications do not contain any elements that are hard to parallelize, and all computing they do is multiple, parallel, independent, and neuro-based.

The following research teams can be listed as active in similar fields of study:
- N. Izeboudjen, C. Larbes. and A. Farah [2], M. Shulakeret [8], Eliasmithet [4] are active in cataloging neurocomputing devices, which will further contribute to description of generic properties and principles of functioning for implementation of parallel programming methodology.
2 Mathematical formalization of data processing in robotic neurocomputer systems

Thus, our intention to develop the first universal model of programming for neurocomputing devices and systems.

The goal of the current research is to develop mathematical tools for optimizing parallel, distributed and cloud computing systems based on neuroprocessors.

Our objectives are as follows:
- classification of computing systems built on neuroprocessors, according to associations among their elements;
- formalization of parallel, distributed and cloud computing systems – neuroprocessor computing systems (NPCS);
- defining analytical expressions of performance evaluation in neurocomputer systems of data processing;
- development of optimization methods for parallel, distributed and cloud systems of neurocomputer data processing;
- partitioning of software tools of optimization in parallel, distributed and cloud systems of neurocomputer data processing.

To solve these tasks, we employ the set-theoretic approach, methods of system analysis, methods of optimization and of computing process planning.

We introduce a classification of computing systems based on neuroprocessors, according to types of associations among their elements [4-7].

1. A parallel neuroprocessor computing system is one whose elements are connected on a bus level. The element of a computing system is its computing nucleus, the neuroprocessor. Computing nuclei may refer to specific processors (1 nucleus for each) or to several multinuclear processors. For purposes of simplifying the model, they are regarded as an integrated set of neuroprocessor computing modules (NPCMs) \( P = \{ P_1, P_2, ..., P_q \} \). Processes that are executed on computing nuclei can directly read and write information in the RAM and in the disk storage of the node, through the interface of a system bus or commutator.

A parallel system can be defined in this way:

\[
RS = \{ P, E, \Delta, S_w, Ttr, TI \},
\]

where \( P = \{ P_1, P_2, ..., P_q \} \) is a set of computing nodes of the NCPS, in which each computing node (neuroprocessor) can be described with the following technical specifications:

\[
P_i \rightarrow H_{ji}, H_{ki}, H_{hi}, H_{mi},
\]

where \( H_{ji}, H_{ki}, H_{hi}, H_{mi} \) are the technical parameters that define the processor speed, number of its nuclei, RAM and disk storage capacity (if applicable) for the \( P_i \) NPCM, accordingly;

\( S_w \) is the NCPS structure;

\( E \) is a set of directional associations between the nodes of the NCPS, whose quantity is defined by the structure type, i.e. \( E = F(S_w) \);

\( \Delta \) - controller (governing node) of the NPCS;

\( Ttr: CL \cup \{ \Delta \} \times CL \cup \{ \Delta \} \rightarrow \) the average throughput between nodes of the NPCS;

\( TI: CL \cup \{ \Delta \} \times CL \cup \{ \Delta \} \rightarrow \) defines the latency, i.e., time required to initialize messages, send and receive data, etc.

We can single out the following properties:

\[
\forall u, v \in CL \cup \{ \Delta \} : Ttr(u, v) = Ttr(v, u)
\]

\[
\forall u, v \in CL \cup \{ \Delta \} : TI(u, v) = TI(v, u)
\]

As the processors are interconnected through a bus, delay times between data transfer \( Ttr \) and latency time \( TI \) are negligible: \( Ttr = 0 \), \( TI = 0 \).

We can also describe the system’s dynamic parameters at any moment of time \( t \in [0, + \infty) \):

\( U_j(t) \) is the workload on the \( i \)th computing nucleus, \( 0 \leq U_j(t) \leq 1 \);

\( H_s(t) \) is the available RAM of the \( i \)th NPCM;

\( H_m(t) \) is the available disk storage capacity of the \( i \)th NPCM.

An important feature of neuroprocessors is their continuous performance and training (in each command), which consists in data exchange between the RAM and the computing nucleus. This makes it important to correctly choose the external bus configuration for interaction with RAM in a multiprocessor mode. Neuroprocessors, like most DSP processors, support both single-processor and multi-processor work modes along a single or multiple external bus. Let us analyze the most common option, with two buses. If two processors are connected to a shared memory, its access arbitration occurs without an external controller. It should be remembered that only oppositely charged processor buses can unite: a local bus of one processor with the global bus of another, as following a system reset, only one processor will be authorized to access the shared memory.

2. Distributed neuroprocessor computing systems (DNPCSs) are complexes of NPCMs or autonomous computer systems (CSs) that are situated at a distance and interact via programmable commutators and system devices. It should be noted that the rules of parallel and distributed processing are not the same. A GRID system is an example of distributed systems.

One of the features of a distributed system is absence of shared memory, except for a case when a unified address space [5] is provided (we do not discuss it here). Thus, processes that are executed on computing nuclei can directly read and write information in the RAM and disk storage of the node, through the interface of a system bus or commutator.

The notion of cluster is essential in a distributed system. We refer to a neuroprocessor cluster when we mean a group of computers, whose computing nodes are...
neuroprocessors; the computers have broadband connection and are perceived by the user as a single hardware unit. In other words, a cluster is a loosely connected combination of multiple computing systems that perform jointly in executing shared applications, and are viewed by users as a unified system. A cluster based on neuroprocessors has a number of advantages arising from high-level parallelism of the neurocomputer’s paradigm.

Each cluster $CL_i$ can be described in this way:

$$CL_i = \{P_i, K_i, E_i\},$$

where $P_i = \{P_{i1}, P_{i2}, ..., P_{in}\}$ is a set of the cluster’s computing nodes $CL_i$;

$K_i$ is a set of commutators;

$E_i$ is a set of associations among them.

The number of computing nodes in set $P_i$ can also equal 1. In cluster $CL_i$, all computing nodes of a $P_i$ set are connected with a dedicated governing node $P_{i0}$ through a separate governing network that is employed for transfer of signals of government, delivery of program files and input data, and also for output files. Node $P_{i0}$ does not participate in computation. If it is necessary to transfer a message to another computing node within a cluster, a network subsystem is employed; it partitions the message into packages and sends them via a high-speed communication network.

Considering the nature of a neuroprocessor cluster, a distributed system can be described like this:

$$RS = \{CL, E, \Delta, S_a, a, h, q, Ttr, TL\},$$

where $CL = \{CL_1, CL_2, ..., CL_n\}$ is a set of computing clusters of the DNPCS;

$E$ is a set of directional associations among clusters of the DNPCS, where some associations can be high-speed (strong), and others slow (loose).

$\Delta$ is the controller (governing node) of the CPCS;

$S_a$ is the structure of the DNPCS;

$a$ is the hardware architecture of each DNPCS node;

$h$ is the software architecture of each DNPCS node;

$Ttr : CL \cup \{\Delta\} \times CL \cup \{\Delta\}$ defines the average throughput between each pair of computing clusters (bytes/sec);

$TL : CL \cup \{\Delta\} \times CL \cup \{\Delta\}$ defines the latency, i.e., time required to initialize messages, send and receive data, etc. between each pair of computing clusters (bytes/sec);

$Ttr_c$ is the time delay in data transfer to the DNPCS governing device and back to the user;

$TL_c$ is the latency time in data transfer from the DNPCS governing device and back.

If $T_O^{(i)}$ is the execution time for subprogram $RO^{(i)}$, defined as the total execution time for type 1 commands,

$$T_O^{(i)} = T_O^{(i)} + T_O^{(j)}$$

then, due to the principles and specific features of neurocomputer functioning, the execution time for auxiliary commands tends to zero: $T_O^{(j)} \rightarrow 0$.

Then $T_O^{(i)}$ is defined as the total time of mathematical modeling of all neurons in the neuron network of subprogram $RO^{(i)}$. If $MK^{(i)}$ is a microcommand for neuron emulation in an artificial neuron network, $M_i$ is the number of commands $MK^{(i)}$ in subprogram $RO^{(i)}$.

$$T_O^{(i)} = M_i \times H_k \times H_n,$$

where $H_k \in H$ is a technical specification defining the quantity of neurons modeled within a tact;

$H_n \in H$ is a technical specification defining the execution time for one tact of the neuroprocessor.

$$T_O^{(i)} = M_i \times H_k \times H_n$$

If $Ttr$ is the total time of data transfer delays between the NPCM in the system; $TL$ is the total latency time in data transfer.
1. Let us look into the sets that define delay and latency times in data transfer $T_{tr}$ and $T_{l}$ for the DNPCS,

$$T_{tr} = \{ T_{tr}^i \} \quad \text{where}$$

$$T_{tr}^i_j \text{ is the transfer time from } i \text{ to } j \text{ NPCS.}$$

The data transfer time can be:

$$T_{tr}^i_j = T_{tr}^{i_\Delta} + T_{tr}^{j_\Delta}, \quad (2.72) \quad (9)$$

where $T_{tr}^{i_\Delta}$ is the data transfer time from node $i$ to the $\Delta$ governing node.

$T_{t_{\Delta}} = PS \times N,$

where $PS$ is the data throughput for the channel (bit/sec); $N$ is the bit count for transfer.

$$T_{tr} = \sum_{i=1}^{\Delta} T_{tr}^i, \quad (10)$$

$T_{l} = \{ T_{l}^i \}, \quad \text{where}$$

$T_{l}^i_j \text{ is the latency time in data transfer between } i \text{ and } j \text{ the NPCM.}$

The latency time can be:

$$T_{l}^i_j = T_{l}^{i_\Delta} + T_{l}^{j_\Delta}, \quad (2.72), \quad (11)$$

where $T_{l}^{i_\Delta}$ is the latency time in data transfer from node $i$ to the $\Delta$ governing node;

$T_{l}^{j_\Delta}$ is the latency time in data transfer from the $\Delta$ node to the $j$th node.

$$T_{l} = \sum_{i=1}^{\Delta} T_{l}^i. \quad (12)$$

Thus, in distributed systems we obtain a transfer time delay in our NPCS:

$$T_{s} = T_{tr} + T_{l} \neq 0.$$

In such cases, the initial data transfer to the governing device (commutator) does not cause delays, i.e. $T_{trc} = 0.$

2. Let us look into the $T_{tr}$ and $T_{l}$ sets for the CNPCSs that do not have a distributed structure.

In this case, the value $T_{tr} = 0$, and the delay time $T_{trc}$ in the system equals:

$$T_{trc} = T_{tr}^{pu} + T_{tr}^{op}, \quad (14)$$

where $T_{tr}^{pu}$ is the transfer time from the user to the $\Delta$ node;

$T_{tr}^{op}$ is the transfer time from the $\Delta$ node to the user.

$$T_{lc} = T_{tr}^{pu} + T_{tr}^{op}, \quad (15)$$

where $T_{tr}^{pu}$ is the latency time in data transfer between the user and $\Delta$;

$T_{tr}^{op}$ is the latency time in data transfer between $\Delta$ and the user.

Then we obtain the following:

$$T_{s} = T_{trc} + T_{lc} \neq 0; \quad T_{tr} = T_{l} = 0.$$

3. Let us look into the $T_{tr}$ and $T_{l}$ sets for CNPCSs with distributed structures.

In such cases, the total data transfer times are computed as:

$$T_{s} = \sum_{i=1}^{\Delta} T_{tr}^i_j + T_{tr}^{pu} + T_{tr}^{op} + \sum_{i=1}^{\Delta} T_{l}^i_j + T_{l}^{pu} + T_{l}^{op}, \quad (16)$$

$$T_{s} = T_{trc} + T_{lc} + T_{tr} + T_{l} \neq 0.$$

That is, in this case we obtain $T_{trc} \neq 0; \quad T_{tr} \neq 0.$

For further consideration, we assume the total time loss in data transfer to be the following:

$$T_{sc} = T_{tr} + T_{l} + T_{trc} + T_{lc}. \quad (17)$$

Using the above ratios, we can define the analytical expressions for evaluating the chief criterion of effectiveness: performance of neurocomputer systems for various structures: pipeline, vector, pipeline-vector, and vector-pipeline.

Cycle $T_{(j)}$ of the pipeline structure is defined as the duration of the maximum processing time, i.e.

$$T_{(j)} = \max_{0 \leq l \leq L} T_{scq}^{(j)}, \forall l = 1, L. \quad (18)$$

The first result of the information processing after implementation of algorithm $A^{(j)}$ will be obtained as the pipeline output after the time $T_{(j)} = T_{(j)}^{*} + T_{sc}$ time.

This value will be the execution time $P_{(j)}$, i.e.

$$T_{o}^{(j)} = \max_{0 \leq l \leq L} T_{scq}^{(j)} + T_{sc}, \forall l = 1, L. \quad (19)$$

Each subsequent processing output will be obtained after $T_{c}^{(j)}$, and then the times of obtaining outputs can be calculated in this way:

$$T_{o}^{(j)} = \max_{0 \leq l \leq L} T_{scq}^{(j)} + (N - 1) \max_{0 \leq l \leq L} T_{scq}^{(j)},$$

where $N$ is the ordinal number of the required processing output.

The time loss will be the difference in times between execution time $T_{o}^{(j)}$ and the total execution time for all subprograms.
The time gain in a distributed or cloud system does not differ from the time gain in a parallel system. The downtime in a distributed or cloud system:

$$T_{dp}^{(j)} = \sum_{k=1}^{q} (k \times (T_{c}^{(j)} - TO_{q+1})].$$  

The processing time $T_{dp}^{(j)}$ in a distributed or cloud system does not differ from the processing time $T_{p}^{(j)}$ in a parallel system.

### 3 Software for data processing in robotic neurocomputer systems

Basing on the obtained analytical expressions, we have developed optimization methods for CSs of neurocomputer data processing that relate to the task of achieving similar processing times for all subprograms and all segments of the program code [7].

For practical study, we chose the NP Studio software platform to analyze and optimize the CSs for neurocomputer data processing.

In keeping with the developed classification of structures, we have implemented a choice of five options: vector, pipeline, vector-pipeline, pipeline-vector, and arbitrary architecture.

We have developed a module for modulation, analysis and optimization. The results of this analysis are the following:

1. For each subprogram: the number of commands; number of null commands; subprogram execution time; processor gain time; processor lag time; processor downtime; processing time as part of the NPCS; data transfer time; load quotient; average tactics per command; delay percentage; null command percentage; command left-part null percentage; delays of decoding, execution, transfer, loading; signals at the input bus, local bus, global bus, weight bus.

2. For NPSC: volume of transferred data; productivity factor, load quotient; system runtime; single-processor runtime; pipeline cycle; NPCS loss time; NPCS gain time; NPCS downtime; NPCS processing time; total NPCS lag time; total NPCS downtime; total NPCS processing time; total lag time; total downtime; total processing time; overall evaluation of NPCS without NPCM; overall evaluation of NPCS.

For work convenience with various source data a task model was implemented, to automatically control electric and mechanical systems in the developed Visual Programming subsystem of the NP Studio software platform. The chief item in the subsystem is the notion...
of a functional unit, connectable to other functional units to perform certain functions.

The workspace of the software application is divided into functional parts:

1. The area of functional units, instance of which may be transferred to the modeling workspace with the drag-and-drop function. The same area contains control items for visualization and deletion of connections between items. When added to the workspace, each item gets a unique ID, which is a concatenation of the item category, the item number within the category and the index number of the item, e.g., "O2.9" defines an item from category Output Signals, Number, with "9" as its unique ID.

2. The workspace (which, in its turn, can be represented as visual items and connections between them, or as a matrix of connections between items.

The theoretical and practical results of the study have been used for development (in cooperation with the Institute of Machinery Studies, Russian Academy of Science) of a specialized neurocomputing robotic device based on neuroprocessors for automated control of modules in electric-mechanical systems (specifically, hexapods) in a near real-time mode [10-13].

4 Conclusion

The paper proposes theoretical and practical conclusions that represent mathematical tools, as well as algorithms and software that are necessary for optimization of computing systems based on conceptually new computing hardware: neurocomputers. The results obtained can be employed in analysis and optimization of tasks that use multiple neural-based computing, e.g., implementations of neurocomputer systems with automated administration of SEMS modules (Smart electromechanical systems).

The research was carried out within the framework of the assignment for the performance of public works in the sphere of scientific activity within the framework of the initiative scientific project of the state task of the Ministry of Education and Science of the Russian Federation No. 2.9519.2017 / BC on the topic "Technologies for parallel processing of data in neurocomputer devices and systems".

References

6. S.K. Esser et al., The International Joint Conference on Neural Networks (IJCNN) (2013)