USING NI PXI MODULES FOR DIGITAL SIGNAL PROCESSING MICROPROCESSOR TESTING

Vladimir Marfin\textsuperscript{1,*}, Pavel Nekrasov\textsuperscript{1}, Andrey Yanenko\textsuperscript{1} and Andrey Schepanov\textsuperscript{2}

\textsuperscript{1}National Research Nuclear University MEPhI (Moscow Engineering Physics Institute), 115409, Moscow, Russia
\textsuperscript{2}FSUO “MNIIRIP”, 141002, Mytishchi, Russia

Abstract. The article considers the implementation of the external memory interface based on National Instruments modular PXI equipment for environmental testing of digital signal processing (DSP) microprocessors. The block diagram of the developed device pointing out the advantages and disadvantages of this solution is provided. The block diagram of an improved external memory interface is also shown.

1 Introduction

One of the critical steps of the electronic equipment design for extreme environments is the initial evaluation and selection of system’s components \cite{1–15}, even more so, for functionally complex ICs such as microprocessors and digital signal processors. The most important task here is to ensure the real operation mode of the chip at the highest operating frequency. The market of modern digital signal processing microprocessors is represented by a large number of various architectures and families. This makes the creation of a versatile and flexible system for testing different DSPs an especially relevant problem. The application of NI PXI-7841R reconfigurable I/O module for testing microprocessors is shown in \cite{16}. This solution is based on the implementation of the direct memory access (DMA) controller interface. The main disadvantage of this approach is an irrational choice of the general interface. Not every DSP microprocessor contains a DMA interface, so it is necessary to implement the ability to download an executable program in the chip. Also, DMA controller interface can vary considerably depending on the specific model of the microprocessor under test. The usage of an external memory interface for testing DSP is devoid of these faults.

The article considers the implementation of the external memory interface with the reconfigurable I/O module NI PXI-7841R.

2 Equipment and software

The solution of the problem was implemented in NI LabVIEW 2010 programming environment with installed FPGA software module and modular devices' drivers.

* Corresponding author: vamar@spels.ru

© The Authors, published by EDP Sciences. This is an open access article distributed under the terms of the Creative Commons Attribution License 4.0 (http://creativecommons.org/licenses/by/4.0/).
LabVIEW allows one to use visual programming language for mathematical processing of measurements results and generation of visual reports with graphs and statistical information. The external memory interface was developed on the basis of hardware and software system, as described in [16] with the use of such modular devices as:

- NI PXI-7841R module of an analog/digital I/O. This module provides the physical realization of the minimum environment required to complete the work of the DSP processor (timing system, interrupts, initialization, etc.), as well as measurement of logic voltage levels.
- NI PXI-4110 power supply module to set the voltage supply and control IC consumption current.

Modular devices are connected to a personal computer using PXI-1033 chassis.

![Figure 1. External view of the motherboard printed circuit board.](image1)

The main advantage of the hardware-software complex [16] is its versatility, which is achieved mainly by developing motherboard shown in Figure 1, which is connected to used NI PXI modules. Thus, in order to prepare for the testing of a new chip, only adapter board with standardized connectors must be manufactured. This approach significantly reduces the time and effort required to prepare the chip for testing. As an example, Figure 2 shows the adapter board for testing multiprocessing systems.

![Figure 2. External view of the adapter printed circuit board with the multiprocessor’s system under test.](image2)
3 Solution

An external memory interface is needed for connection of external RAM or ROM to a microprocessor. This memory may be used to load executable code into the test microprocessor and for storing intermediate data. In terms of processor performance, test implementation of this interface performs the following tasks:

- storage and loading of executable code;
- receiving and exchanging data with the microprocessor in real-time at full speed;
- high degree of standardization of this interface.

The program of external memory interface controller was created in the Host and FPGA modules. Application code that defines the configuration of the FPGA is developed on the host PC and then loaded into the FPGA. The LabView FPGA contains the most critical hardware blocks that require maximum performance during the interaction with the processor under test. The blocks that are developed in LabView Host do not require execution in real time. This module runs on a PC, so the speed of its implementation depends on the performance of the user’s computer and programs priorities. The Host applications tasks include loading bin-file of the test firmware for the microprocessor in the FPGA module memory which is available to be read by the microprocessor and control operation of the entire application, analysis and logging test results.

Thus, to solve this problem it is necessary to implement block RAM on the FPGA Virtex-5 LX30, which is part of the NI PXI-7841R module, as well as physical realization of the external memory interface. Figure 3 shows a block diagram of the initialization memory unit.

![Figure 3. Block diagram of the initialization memory unit on the FPGA.](image)

A block diagram of realization of the external memory interface is shown in Figure 4. The algorithm of this interface is the following sequence of operations:

- expectation of the start gate exchange cycle;
- definition of the type of the exchange cycle (read or write data). Simultaneously, the read address memory put up by a test processor and receiving data in the memory at the specified address with adjustable delay;
- depending on the type of exchange, either setting of information on the data bus (in the case shown in Figure 4), or reading the information and its recording in the RAM memory block occurs.

The advantages of the implemented interface are its high degree of versatility and flexibility, as well as the interface standard. The disadvantage is a relatively low speed. It was found during experiment that a stable work area of the interface is limited to
frequencies up to 40 MHz. This limitation is critical if it is impossible to change the frequency of the external memory interface of tested DSP. The analysis revealed that major delays are related to the usage of the Flat Sequence Structure, i.e. uncontrolled and non-fixed time delay in the transition "from frame to frame". It was decided to increase the speed of the interface by developing the improved structure.

Figure 5 is a block diagram of an improved external memory interface.

Figure 4. Block diagram of realization of the external memory interface. The read type of exchange.

The main feature of this implementation became the placing of the necessary operations in a single cycle using Time Loop Case Structure (so called State Machine) instead of using Flat Sequence Structure.

The RAM block mode became another implemented feature. Only one access operation to an array of memory cells (read or write) can be carried out at any given time. As a result, it was necessary to stop the operation of the processor in order to read the results of functional control test which the microprocessor stores in the RAM block. To solve this problem, the structure Array of Indicators has been used in parallel with the RAM module. This approach allows one to organize continuous information recording by the processor arbitration and read it from the FPGA module to the Host Module, while the test the microprocessor continues to operate at high speeds in the real time.

Figure 5. Block diagram of an improved external memory interface. The write type of exchange.
4 Experimental results

To test the efficiency of resulting external memory controller radiation behaviour researches of the DSP processor TMS320C50 (Texas Instruments) were conducted in comparison with the use of DMA controller unit [16]. Functional control was consisted of testing internal memory blocks: 1) at maximum frequency (about 50 MHz), 2) using DMA interface (up to 100 kHz). During the experiment, it was found that functional failure doesn’t revealed under exposure to extreme levels using DMA mode while the first method show functional failure that proves the inapplicability DMA mode as the sole means in testing processors under radiation fields.

Analyzing the results, we can conclude that the developed external memory controller provides more critical assessment of the radiation hardness of the DSP processor compared with the previously used DMA interface. This fact proves the significant impact of degradation time characteristics of inner units of DSP processors on the level of radiation hardness that occurs only at extreme frequencies of the scheme and the inability to obtain a critical assessment using a low-speed DMA interface.

5 Conclusions

Developed external memory controller interface was successfully used for testing a variety of microprocessors which include general purpose microprocessors (IDT79RC64474 with MIPS architecture, Intel 80386, etc.) and DSPs (processor’s family by Texas Instruments - TMS320C2x, TMS320C3x, TMS320C5x , TMS320C2xx, TMS320C5000, TMS320C6000 and many others), this unit requires minimal setup that significantly reduces the time of preparation.

Note that this implementation allows us to significantly increase the speed (up to 100 MHz) and doesn’t contain uncontrolled time delays. The minimum time interval is equal to the period of the clock signal for the Time Loop cycle. At the same time, this implementation of an external memory interface keeps such advantages as flexibility, standardization and flexibility of the developed external memory interface.

Acknowledgements

The work was performed as part of the grant RFBR № 14-29-09210.

References


