

# Inductor Compensation in Three Phase PFC Control with Decoupling the Input Voltage and Bus Voltage

Guang Luo<sup>1,a</sup>, Wu Ai<sup>1</sup>, Bing Chen<sup>1</sup> and Yi Liu<sup>1</sup>

<sup>1</sup>*Huazhong University of Science and Technology, School of Mechanical Science and Engineering, 430074 Wuhan, China*

**Abstract.** As the nonlinear structure of the boost ac/dc topology, the PFC is difficult to be controlled. The average state space theory has revealed that the choke current is determined by duty-ratio coupled with input voltage and bus voltage, which makes the high-performance sine-wave current track control more challenging. To remove disturbing variables and reduce the zero-crossing distortion, the decoupling control strategy is presented. Also, it is shown in this paper that the variable inductance has a great influence on PFC and THDI. As the inductor in boost converter varies with the current, a compensating coefficient of current is also proposed. The decoupling strategy and the inductor compensation strategy are implemented on a UPS with three phase input voltage. Numerical simulation and experimental results has indicated the high-performance of these control strategy.

## 1 Introduction

As a non-isolate ac/dc PFC converter, the boost converter is widely used in various industrial applications due to its simple circuit structure, high reliability, low cost and low current ripple in high frequency. Among the three current modes, CCM, DCM and BCM, CCM achieves the highest occupation ratio in medium and high power field [1]. In general, the sinusoidal wave generator is used for providing the set value of inner current loop. Its realization algorithm includes looking up table and following mains supply. Generally, the former is able to offer a better performance in terms of total harmonic distortion (THD), while the latter is able to offer a better performance in terms of power factor (PF). Besides, the look-up table needs a phase locked loop (PLL) accurately detect the zero crossing of sinusoidal wave, which will increase the complexity of the control system and load of the CPU [2].

The conventional analysis method is using the average state space theory under high-frequency carrier, and establishing controlled object [3-4]. When the input voltage is very low, boost IGBT works at an almost 100% duty ratio, which will lead to the phase lead of input current and thus results in zero distortion, especially under high ac line frequencies [5]. Therefore, the merely conventional PID correction is unable to reduce the effect of the leading phase of input current.

So, many new control technique have been proposed. In [6], a feedforward current control approach is proposed for a boost PFC converter. In this paper, an additional feedforward signal is shown to further reduce input current harmonic distortion, especially near the zero crossing of the

---

<sup>a</sup> Corresponding author : andylaw\_lg@qq.mail

input voltage. In [7], a duty-ratio feedforward control approach is proposed. Essentially, both of the control techniques add an open-loop control method to the closed-loop control method. In [8], a new current detect method is proposed, but it will aggravate processing burden. In [9-11], various kinds of topology is proposed, but additional hardware may increase the cost.

In this paper, a decoupling control strategy is proposed on the basis of the conventional double-loop control strategy. After decoupling the input voltage and bus voltage, the input current is completely determined by duty-ratio. Then, the segment from duty-ratio to input current can be considered as a pure integrator model. Due to the pure integrator, a compensating coefficient could exactly offset the fluctuation of inductance value which plays a great role in the control.

## 2 The Small Signal Model of The Boost Topology

The averaged dynamics of the PFC over one switching cycle is given by

$$\begin{cases} \frac{di_L}{dt} = \frac{-(1-d(t))}{L}V_{BUS}(t) + \frac{V_{in}(t)}{L} \\ \frac{dV_{BUS}(t)}{dt} = \frac{(1-d(t))i_L(t)}{C} - \frac{V_{BUS}(t)}{CZ} \end{cases} \quad (1)$$

The average value and its fluctuation is given by

$$\begin{cases} d(t) = D + \hat{d} \\ i_L(t) = i_L + \hat{i}_L \\ V_{BUS}(t) = V_{BUS} + \hat{V}_{BUS} \\ V_{in}(t) = V_{in} + \hat{V}_{in} \end{cases} \quad (2)$$

Thus, the balance equation and the small signal linear equation can be deduced as follows:

$$\begin{cases} V_{in} = (1-D) \cdot V_{BUS} \\ (1-D) \cdot i_L = V_{BUS} / Z \end{cases} \quad (3)$$

$$\begin{cases} \frac{d\hat{i}_L}{dt} = -\frac{1-D}{L}\hat{V}_{BUS} + \frac{\hat{d}}{L}V_{PBUS} + \frac{\hat{V}_{in}}{L} \\ \frac{d\hat{V}_{BUS}}{dt} = \frac{1-D}{C}\hat{i}_L - \frac{\hat{d}}{C}i_L - \frac{\hat{V}_{BUS}}{CZ} \end{cases} \quad (4)$$

Deduced from these equations, an inner current controlled object from  $\hat{d}$  to  $\hat{i}_L$  is written as

$$\frac{\hat{i}_L(s)}{\hat{d}(s)} = G_d \left( 1 + \frac{s}{\omega_z} \right) / \left( \left( \frac{s}{\omega_0} \right)^2 + \frac{s}{Q \cdot \omega_0} + 1 \right) \quad (5)$$

$$G_d = 2V_{BUS} / Z(1-D)^2, \omega_0 = (1-D) / \sqrt{LC},$$

$$\omega_z = 2/CZ, Q = Z(1-D)\sqrt{C/L}.$$


And a outer voltage controlled object from  $\hat{i}_L$  to  $\hat{V}_{BUS}$  is written as

$$\frac{\hat{V}_{BUS}(s)}{\hat{i}_L(s)} = ((1-D)^2 Z - Ls) / ((CZs + 2)(1-D)). \quad (6)$$


## 3 The Control Strategy

### 3. 1 Close Loop Control Strategy

The conventional control method is to establish the double loop model using PID regulator based on the two controlled objects as following (5), (6).



**Figure 1.** Conventional control block diagram



**Figure 2.**Advanced control block diagram

The voltage loop bandwidth is desired under 20 Hz to ensure the linear modulation of the 50Hz sine multiplier, while the current loop bandwidth is desired much higher to ensure a fast tracking of sinusoidal input reference signals.

In conventional algorithm analysis under high frequency carrier, equation (5) is simplified as a simply pure integral model, and equation (6) is simplified as an inertial model. In fact, however, they are not.

According to analysis of bode graph, the high-performance compensating controllers are designed.

### 3.2 Proposed Decoupling Strategy

The controlled model of the boost PFC converter given by (1), represents a nonlinear system owing to the coupling of input duty ratio  $d(t)$  with  $V_{in}(t)$  and  $V_{BUS}(t)$ . But the conventional controlled objects (5) and (6) are established without taking input voltage  $V_{in}(t)$  and bus voltage  $V_{BUS}(t)$  into consideration. In order to establish a linear system, a decoupling strategy is proposed.

**Table 1.** Control Parameters

Name	Value
$\hat{V}_m$	3906
$K_{Line}$	10
$K_{Voltfeedback}$	10
$K_{Currfeedback}$	100
$K_{mply}$	220

According to (1),

$$\frac{di_L}{dt} = \frac{d(t)}{L} V_{BUS}(t) + \frac{V_{in}(t)}{L} - \frac{V_{BUS}(t)}{L} \quad (7)$$

Under the high frequency, the change rate of  $d(t)$  is much higher than that of  $V_{BUS}(t)$ . So, the  $V_{BUS}(t)$  in  $\frac{d(t)}{L} V_{BUS}(t)$  can be regarded as bus voltage set value  $V_{BUS}^*$ .

$$i_L(s) = Gid(s) * d(s) + \frac{V_{in}(s)}{Ls} - \frac{V_{BUS}(s)}{Ls} \quad (8)$$

where

$$Gid(s) = \frac{V_{BUS}^*}{Ls} \quad (9)$$

As is shown in Fig.2,  $Gc1$  and  $Gc2$  are respectively presented to offset the voltage disturbance, and dc bus voltage disturbance.

Then,

$$Gc1 * KVoltfeedback * \frac{1}{Vm} * Gid - \frac{1}{Ls} = 0 \quad (10)$$

And,

$$Gc2 * KLine * \frac{1}{Vm} * Gid + \frac{1}{Ls} = 0 \quad (11)$$

So,

$$\begin{cases} Gc1 = V_{BUS}^* / (Vm * KVoltfeedback) \\ Gc2 = -V_{BUS}^* / (Vm * Kline) \end{cases} \quad (12)$$

After decoupling the input voltage and bus voltage, equation (8) can be simplified to


$$i_L(s) = Gid(s) * d(s). \quad (13)$$

In contrast with equation (5), the inner current model is much briefer, owe to the decoupling strategy.

### 3.3 Proposed Inductor Compensation

According to hysteresis loop, the higher current is, the less the inductor value will become. The attenuation of the inductance value will make the inductor current rise sharply when IGBT is off, which will increasing current ripple in switch frequency when it is peak. Thus, the THDI will get worse. To achieve a high performance and a precise control of the current loop, the inductance value should be considered as constant. Therefore, the coefficient  $K_{comp}$  is needed.

In the experience, Fe-Si is selected for the inductance core. The character graphs of the inductance is expressed in Fig.3.



**Figure 3.** Decay curve of inductance

The coefficient is designed as follows:

$$K_{comp} = L(i) / L_0, \tag{14}$$

Defining  $L(i)$  the inductance value when current is  $i$ .

In the experience, a compensatory table should be firstly established. Then the new current controlled object can be improved to be as following:

$$\begin{aligned} Gid'(s) &= Gid(s) * K_{comp} \\ &= \frac{V_{BUS}^*}{L(i)s} * \frac{L(i)}{L_0} = \frac{V_{BUS}^*}{L_0 s} \end{aligned} \tag{15}$$

This is the final controlled object without decoupling the input voltage, bus voltage and even the variable inductance.

## 4 Operation Result And Analysis

### 4.1 Introduced Experimental Platform

In order to verify the performance of the control strategy, it was implemented on a 20-kva ac/dc converter. It should be noted that, for such high-power applications, a three-phase boost converter is necessary to reduce the load of the converter on each phase. Fig.4 shows the topology of the converter, and Fig.5 shows the experimental prototype. The specifications of the converter are illustrated in Table 2.




Figure 4. The Topology of the Converter





Figure 5. The Experimental Prototype

Table 2. Converter Specifications


Symbol	Parameter	Value
$L$	Boost PFC Inductor	300uH
$C$	BUS Capacitor	8160uF
$V_{bus}$	BUS Voltage	360V
$P$	Output Power	18KW
$V_{in}$	Grid Input Voltage	176-264V AC
$\eta$	Efficiency	0.92
$PF$	Power Factor	>0.98
$f_s$	Switch Frequency	19.2KHz
$f_{cnt}$	System Clock Frequency	150MHz

### 4.2 Dynamic Performance in Experiment


Fig.6 shows the dynamics in Matlab Simulation. In the simulation, the technology of design based on the model has been used. The C-language program code which is running on the DSP has been imported into the Matlab C-Function model. Therefore, the performance of the simulation is exactly the same as that of real experiment.




**Figure 6.** Matlab Simulation Result




**Figure 7.** PWM duty-ratio of Phase R and Phase S



**Figure 8.** Three-phase input current and R phase input voltage



**Figure 9.** Response of the bus voltage for a 100% positive step load change



**Figure 10.** Three-phase input current without inductor compensation

Fig.7 shows the PWM duty-ratio of the converter. When the input voltage is positive, the positive boost works, so as the negative.

Fig.8 shows the high performance of the PFC control. This figure confirms very good current quality, particularly for heavy loads.

Fig.9 shows the transient response of the close-loop control system when a 100% step load change is applied to the converter. And it proves that the compensating coefficient and decoupling strategy is able to accurately maintain the stability of the DC bus.

Fig.10 shows that without the inductor compensation, the current fluctuates at its peak heavily. It is due to the variable inductance value.

## 5 Conclusion

This paper has presented a novel decoupling strategy for the boost PFC converter. This strategy has decoupled the input voltage and bus voltage, which make the system linear. Due to the proposed strategy, the PFC current is simply determined by the duty-ratio. Thus, the inner current controlled object has been simplified. In addition, a compensation coefficient is proposed to offset the inductance. It performs well not only in the simulation but also in the experiment.

## Acknowledgement

This work was supported by National Natural Science Foundation of China under Grant 51475184.

## References

1. L. Huber, B. T. Irving, M. M. Jovanović, "Closed-loop control methods for interleaved DCM/CCM boundary boost PFC converters," Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE. IEEE, 2009 pp.991-997.
2. M. Pahlevaninezhad, S. Pan, S. Eren, et al, "An adaptive nonlinear current observer for boost PFC AC/DC converters".
3. R. B. Ridley, "Average small-signal analysis of the boost power factor correction circuit," VPEC seminar proceedings. 1989 pp.108-120.
4. H. C. Chen, Z. H. Wu, Y. J. Liao, "Modeling and small-signal analysis of a switch-mode rectifier with single-loop current sensorless control," Power Electronics, IEEE Transactions on, 2010, 25(1) pp.75-84.
5. J. Sun, "On the zero-crossing distortion in single-phase PFC converters," Power Electronics, IEEE Transactions on, 2004, 19(3) pp.685-692.
6. M. Chen, J. Sun, "Feedforward current control of boost single-phase PFC converters," Power Electronics, IEEE Transactions on, 2006, 21(2) pp. 338-345.
7. D. M. Van de Sype, K. De Gussemé, A. P. M. Van den Bossche, et al, "Duty-ratio feedforward for digitally controlled boost PFC converters," Industrial Electronics, IEEE Transactions on, 2005, 52(1) pp.108-115.
8. J. Calvente, H. Ramirez-Murillo, E. Vidal-Idiarte, et al, "Multisampled average current control of switching power converters," Industrial Technology (ICIT), 2015 IEEE International Conference on. IEEE, 2015 pp.2120-2124.
9. T. Nussbaumer, K. Raggl, and J. W. Kolar, "Design guidelines for interleaved single-phase boost PFC circuits," IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2559-2573, Jul. 2009.
10. X. Lu, Y. X. Xie, L. Cheng, et al, "Semi-bridgeless boost PFC rectifier for wide voltage input range based on voltage feed-forward control," Power Electronics and Motion Control Conference (IPEMC), 2012 7th International. IEEE, 2012, 3 pp.1894-1899.
11. F. Haase, A. Kouchaki, M. Nymand. "A low cost rapid prototype platform for a three phase PFC rectifier application," Industrial Technology (ICIT), 2015 IEEE International Conference on. IEEE, 2015 pp.2024-2029.