Automated synthesis of an FPGA-based controller for vehicle lateral control

Christoforos Economakos¹, George Economakos², Michael Skarpetis¹ and Maria Tzamtzi¹

¹ Technol. Educ. Inst. of Central Greece, Department of Automation Engineering, GR34400 Psahna Evias, Greece
² Nat. Techn. Univ. of Athens, School of Electr. and Comp. Eng., Microprocessors Lab, GR17580 Athens, Greece

Abstract. The purpose of this paper is to demonstrate the use of an integrated methodology, which was introduced by the authors in previous publications. The purpose of the methodology is to facilitate the automated implementation of FPGA-based industrial controllers using modern high-level synthesis tools. In previous papers the methodology was used for rather simple applications. Here it is applied in a more demanding problem, namely the on-line optimization of a PID controller for the automatic lateral control of a highway vehicle.

1 Introduction

In recent years, a number of researchers have investigated the application of FPGA-based techniques in industrial control problems [1]-[6]. One particular approach [2], [5]-[6] is the use of modern High-Level Synthesis (HLS) tools which facilitate experimental implementation and comparison of alternative designs and which can help in reducing time to market by avoiding time-consuming and error-prone main hardware design procedures. In [6] the authors have presented a scalable, multicore, FPGA-based System-on-Chip (SoC) architecture for digital controllers. The experimental results of that paper involved rather simple PID and fuzzy controllers. In the present paper the proposed architecture and the associated HLS-based design flow are used for on-line optimization of the parameters of a robust PID controller for vehicle lateral control based on dynamically updated estimates of the unknown system parameters.

2 The control problem

The problem of lane keeping of vehicle in highways is a major lateral vehicle control problem and has been treated using various control approaches (e.g. [7-10] and the references there in). Several of the proposed control methods use look-down systems for measuring the lateral displacement of a vehicle along the reference path.

The vehicle parameter variations due to operation conditions (mass, speed, road-tire contact) and disturbances due to the external forces acting on the vehicle body, indicate the use of robust control techniques in order to keep the vehicle in the reference path. In this paper we start from a robust controller and try to improve it on-line using dynamically updated estimates of the unknown parameters.

The single track, bicycle model illustrated in Fig.1 [13] is used to obtain a mathematical description of the steering dynamics of a vehicle described in state space form as follows:

\[
\begin{align*}
\dot{z}(t) &= A(q)z(t) + bu_f(t) + d\rho_{ref}(t) + E(q)f_w(t) \\
y(t) &= c^Tz(t)
\end{align*}
\]

where \( z(t) = \begin{bmatrix} \beta & r & \Delta \psi & y & \delta_f \end{bmatrix}^T \), \( u_f \) is the front steering angle command, \( \rho_{ref} = 1 / R_{ref} \) is the curvature of the guideline, \( u \) is the speed at the center of gravity (c.g.) of the vehicle, \( \beta \) is the sideslip angle, \( r \) is the sideslip angle, \( \Delta \psi \) is the angle between the centerline of vehicle and the tangent to the guideline, \( \delta_f \) is the front wheel steering angle, \( y \) (output) is the deviation from the guideline at the sensor location \( l_s = 6.12 \) m from the c.g. and \( f_w \) is an external disturbance acting at a distance \( l_w = 0.1 \) m from the c.g. (see Figure 1),

\[
A(q) = \begin{bmatrix}
a_{11} & a_{12} & 0 & 0 & b_{11} \\
a_{21} & a_{22} & 0 & 0 & b_{21} \\
0 & 1 & 0 & 0 & 0 \\
u & l_w & u & 0 & 0 \\
0 & 0 & 0 & 0 & 0
\end{bmatrix}
\]

\[
b = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 \end{bmatrix}^T, \quad d = \begin{bmatrix} 0 & 0 & -u & 0 & 0 \end{bmatrix}^T,
\]

\[
E(q) = \left[ \begin{array}{c} 1 \\
\frac{b}{m} \\
0 \\
0 \\
0 \\
0
\end{array} \right] \begin{bmatrix} 1 & 0 & 0 & 0 & 0 \end{bmatrix}, \quad c = \begin{bmatrix} 0 & 0 & 0 & 1 & 0 \end{bmatrix},
\]

\[
a_{11} = -\left( \frac{c_f + c_r}{m} \right), a_{12} = -1 + \left( \frac{c_r - c_f}{m} \right), b_{11} = \frac{c_f}{m},
\]

a Corresponding author: economakos@teihal.gr

This is an Open Access article distributed under the terms of the Creative Commons Attribution License 4.0, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
\[ a_{21} = \frac{c_{b} f_{y} - c_{l} f_{y}}{J}, \quad a_{22} = -\frac{c_{l} f_{y}^2 + c_{b} f_{y}^2}{J}, \quad b_{21} = \frac{c_{b} f_{y}}{J}, \]

\[ c_{f} = 50400 \text{ N/rad} \quad \text{and} \quad c_{l} = 33600 \text{ N/rad} \]

are the cornering stiffness values of the front and rear wheels, respectively, \( f_{y} = 1.034 \text{ m} \) and \( l_{r} = 1.491 \text{ m} \) are the distances of the wheels from the c.g. and \( J = 2783 \text{ Kg m}^2 \) is the moment of inertia.

Also the parameters \( q_{1} = u \in \left[ u_{\text{min}}, u_{\text{max}} \right] \) (vehicle speed) and \( q_{2} = \bar{m} \in \left[ \bar{m}_{\text{min}}, \bar{m}_{\text{max}} \right] \) (\( \bar{m} = m / \mu \) where \( m \) is the mass of the vehicle and \( \mu \) is the road adhesion) are physical uncertain parameters and \( q = [q_{1}, q_{2}] \) is the uncertain vector. We assume \( u_{\text{min}} = 15 \text{ m/sec} \), \( u_{\text{max}} = 40 \text{ m/sec} \), \( m_{\text{min}} = 1330 \text{ kg} \) and \( m_{\text{max}} = 1773 \text{ kg} \).

![Figure 1. Single-track model for vehicle steering](image)

The closed-loop system is formed by applying the following PID controller to the open loop system (1).

\[ U_{f}(s) = \left( \frac{K_{p}}{s} + \frac{K_{i}}{s} + sK_{d} \right) R_{\text{ref}}(s) - Y(s) \]  

In order to obtain the values of the controller parameters \( K_{p}, K_{i}, \) \( K_{d} \) we employed a technique based on the algorithms in [11] and [12] and designed a robustly stable controller with optimized worst-case performance over all uncertain parameter variations. The details of the derivation of this controller will be presented in a subsequent paper.

3 On-line improvement of the controller performance

3.1. General Description

During normal vehicle operation, it is generally possible to calculate on-line estimates of at least some unknown parameters by using measurements. In this way the uncertainty ranges can be reduced or even eliminated for as long as the estimates are valid. During that period it makes sense to try to replace the robust controller with another controller which performs better for the particular parameter values.

In this section we present some first results concerning FPGA implementation of an embedded System-on-Chip (SoC) for finding such a better controller based on the general SoC platform architecture presented in [6].

The SoC platform consists of a general purpose microcontroller and a number of special-purpose hardware accelerators, all connected to the same bus. The microcontroller, which may be implemented as a soft processor on the FPGA fabric, is the bus master and performs mostly general-purpose tasks such as communication and coordination of the special-purpose units. The hardware accelerators are connected as slave units to the microcontroller bus and are responsible for application-specific functionality. They are designed as independent hardware components by using modern HLS tools. The primary input of these tools is an algorithmic specification of the desired functionality in the form of standard C code. In this way the functionality of both the microcontroller and the accelerators is coded in the same language, thus shortening development times and making it fairly easy to move tasks between units in order to compare alternative configurations with respect to performance, resource usage, power consumption, etc.

For the particular application that is described here, we have so far designed one type of hardware accelerator, which calculates the 2-norm of the error signal \( e(t) = y_{\text{ref}}(t) - y(t) \) for given values of \( K_{p}, K_{i}, K_{d} \) and \( q \). Overall, the online module operates in the following way:

1. The microcontroller acquires some estimate of the unknown parameter vector \( q \).
2. If this estimate is stable enough then the microcontroller starts searching the controller parameter space (which is precomputed off-line by using simulation) for some better values of \( K_{p}, K_{i}, K_{d} \).
3. For each candidate \( (K_{p}, K_{i}, K_{d}) \) the microcontroller invokes the hardware accelerator in order to assess the performance of the corresponding controller.
4. At the end of the search procedure, if a controller that is better than the robust one has been found then this controller becomes the controller of the vehicle.
5. If the parameter estimates change then the robust controller takes over again and the whole procedure is repeated.

The estimate of the vehicle speed \( u \) can be a direct measurement read by the FPGA via an appropriate interface (A/D converter). The estimates of \( m \) and \( \mu \) should be calculated by separate processors or dedicated hardware accelerators. As explained in [6], the use of accelerators is preferable because it avoids unnecessary duplication of hardware. As will be demonstrated below, many modern FPGAs offer enough resources to support all the required functionality within the same FPGA unit. Alternatively, the estimators can be implemented on a separate platform, which will communicate with the main unit via a standard interface.

3.2 Controller Optimization

Calculation of \( \| e(t) \| \) for particular values of \( K_{p}, K_{i}, K_{d} \) and \( q \) requires the solution of the closed-loop state equation, which is generally of the form
\[ \begin{align*}
\dot{x}_c(t) &= A_{cl}x_c(t) + b_{cl}y_{ref} + D_{cl}y(t) \\
y(t) &= c_{cl}^T x_c(t)
\end{align*} \tag{3} \]

where \( y_{ref} \) is the reference value of \( y(t) \) (assumed constant), \( \gamma = \begin{bmatrix} f & \rho_{y} \end{bmatrix} \) and \( A_{cl}, b_{cl}, c_{cl} \) and \( D_{cl} \) are matrices of appropriate dimensions. The calculations can be greatly simplified if \( \gamma \) can be considered constant for the duration of the transients. Indeed, in this case

\[ y(t) = c_{cl}^T e^{D_{cl}t} (x_{cl,0} - x_{cl,n}) + y_n \]

where \( x_{cl,n} = -A_{cl}^{-1} (D_{cl}y_{ref} + b_{cl}y_{ref}) \) and \( y_n = c_{cl}^T x_{cl,n} \) are the final values of \( x_{cl}(t) \) and \( y(t) \), respectively, and we have taken into account the fact that the closed-loop system is asymptotically stable. Furthermore, since the PID controller achieves zero steady-state error, \( y_n = y_{ref} \) and so \( e(t) = c_{cl}^T e^{D_{cl}t} (x_{cl,n} - x_{cl,0}) \). Hence,

\[ \|e(t)\|_2^2 = \int_0^T \|e(t)\|^2 dt = \int_0^T (x_{cl,n} - x_{cl,0})^T X (x_{cl,n} - x_{cl,0}) \text{ where} \]

\[ X = \int_0^T e^{D_{cl}t} b_{cl} c_{cl}^T e^{D_{cl}t} dt \]

can be obtained by solving the Lyapunov equation \( A_{cl}^T X + X A_{cl} + c_{cl} b_{cl}^T = 0 \). Now if we choose \( y_{ref} = 0 \) and \( x_{cl,0} = 0 \) then \( \|e(t)\|_2^2 = \gamma^T \Lambda \gamma \) where \( \Lambda = D_{cl}^T A_{cl}^T X A_{cl} D_{cl} \) is a 2x2 matrix. Explicit formulas for the entries of \( A_{cl}^T D_{cl} \) can be derived by setting \( \xi_i = 0 \) in (3) and solving for the steady-state values \( x_{cl,n} \). So once we have \( X \) the calculation of \( \|e(t)\|_2 \) for any given \( \gamma \) is a trivial matter. Alternatively, one can use the largest eigenvalue of \( \Lambda \) as a performance measure because

\[ \|e(t)\|_2 \leq \lambda_{max}(\Lambda)^{1/2} \gamma \]

by the Rayleigh-Ritz theorem.

In our implementation we used the state vector \( x_{cl} = [x^T, \delta^T]^T \) and exploited the sparse structure of the matrices in order to solve the problem efficiently. The Lyapunov equation consists of 21 scalar equations. Two of them have only one variable and thus they can be directly solved. By a rearrangement of rows and columns, the remaining 19 can be put in the form (4) where the sizes of \( \xi_i, i = 0, \ldots, 5 \) are 6, 4, 3, 1, 3, 2, respectively and \( D_i, i = 0, \ldots, 5 \) are invertible diagonal matrices.

\[
\begin{bmatrix}
K_{s0} & K_{s1} & K_{s2} & K_{s3} & K_{s4} & K_{s5} \\
K_{t0} & D_0 & 0 & 0 & 0 & 0 \\
K_{t1} & D_1 & 0 & 0 & 0 & 0 \\
K_{t2} & D_2 & 0 & 0 & 0 & 0 \\
K_{t3} & D_3 & 0 & 0 & 0 & 0 \\
K_{t4} & D_4 & 0 & 0 & 0 & 0 \\
K_{t5} & D_5 & 0 & 0 & 0 & 0 \\
\end{bmatrix}
\begin{bmatrix}
\xi_0 \\
\xi_1 \\
\xi_2 \\
\xi_3 \\
\xi_4 \\
\xi_5 \\
\end{bmatrix}
= \begin{bmatrix}
\kappa_0 \\
\kappa_1 \\
\kappa_2 \\
\kappa_3 \\
\kappa_4 \\
\kappa_5 \\
\end{bmatrix}
\tag{4}
\]

Equation (4) can be efficiently solved as follows:

1. For \( i = 1, \ldots, 5 \) compute \( \sigma_i = \kappa_i - \sum_{j=i+1}^5 K_j \sigma_j \) and \( \Sigma_i = -D_i^{-1} \left( K_{si} + \sum_{j=1}^{i-1} K_j \Sigma_j \right) \).

2. Solve the 6x6 system \( \Sigma_i \xi_i = \sigma_i \) where \( \Sigma_0 = K_{s0} + \sum_{j=1}^5 K_{s0} \Sigma_j \) and \( \sigma_0 = \kappa_0 - \sum_{j=1}^5 K_{s0} \sigma_j \).

3. For \( i = 1, \ldots, 5 \), compute \( \xi_i = \kappa_i \xi_i + \kappa_i \).

The calculations can be further simplified by noticing that \( K_j \) and \( \kappa_i \) contain many zeros whereas most diagonal entries of \( D_i \) are 1. In order to avoid trivial arithmetic in the hardware, we wrote a Matlab script which examined each entry of the matrices and generated C statements for the necessary computations only.

### 3.3 Hardware Design

The presented solution was implemented as a hardware design for a number of different FPGAs by using the tool flow for Xilinx (Vivado HLS, Embedded Development Kit, Xilinx Platform Studio, and Software Development Kit). In most cases the microcontroller was a MicroBlaze written in HDL (vendor provided) with floating point unit except for the Zynq7 boards, which are equipped with an ARM dual-core microprocessor. The accelerator was created by Vivado HLS from the C code produced by our Matlab script and packed as an independent hardware component (a Pcore in Xilinx terminology). All communication between the microcontroller and the Pcore was done over a standard Axi bus. The calculations used dual precision floating point arithmetic.

The microcontroller generated candidate PID controllers using a random search strategy. The use of some more organized method is currently under investigation. For each candidate controller, the accelerator computed a performance score as described in Section 3.2. The search stopped after a prespecified number of trials.

Another point worth mentioning is that \( A_{cl}^T D_{cl} \) has only 6 nonzero entries and they do not depend on the PID parameters. Thus they are computed only once, by the microcontroller and transferred to the accelerator. Furthermore, the sparse structure of the matrix was properly taken into account for the computation of \( \Lambda \).

Table 1 shows the performance of the accelerator on different FPGA families. For each family, the largest device has been selected. For each device we provide estimated min and max values of latency and throughput for two clock frequencies and for two different designs: one with pipeline optimizations (indicated by the letter p after the clock frequency) and one without. As we can see, all the implementations of the accelerator can complete the required calculations in a few \( \mu \)sec. Therefore even if we use only one accelerator, it is possible to complete the search in much less than a sec. Of course one can put multiple accelerators working in parallel for even faster results. Table 2 shows the corresponding resource utilization for each design. For each resource type (lookup tables, flip flops, DSP units, block ram) the figures in the table indicate percentage of the available amount rounded to the nearest integer. In most cases the accelerator uses only a small part of the available resources. This means that there is enough space in the FPGA for implementing several accelerators.
either of the same type for increased performance or of different types for more functionality (e.g., parameter estimators). The only exception is the pipelined 200 MHz design, which cannot fit into the device because it needs more than the available DSP blocks. In all other cases the pipelined versions require more memory elements (FFs and BRAMs) and more logic (LUTs) but fewer DSPs. This happens because folding the algorithm (pipelining) results in more sharing of expensive FPGA blocks.

**Table 1. Accelerator performance**

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Latency (nsec)</th>
<th>Throughput (nsec)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>max</td>
</tr>
<tr>
<td>Virtex-7 xc7v2000 100 MHz</td>
<td>5.96</td>
<td>9.02</td>
</tr>
<tr>
<td>Virtex-7 xc7v2000 100 MHz p</td>
<td>6.81</td>
<td>8.61</td>
</tr>
<tr>
<td>Virtex-7 xc7v2000 200 MHz</td>
<td>5.61</td>
<td>7.92</td>
</tr>
<tr>
<td>Virtex-7 xc7v2000 200 MHz p</td>
<td>6.34</td>
<td>2.38</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 100 Mhz</td>
<td>5.78</td>
<td>8.94</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 100 Mhz p</td>
<td>6.4</td>
<td>6.4</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 200 Mhz</td>
<td>5.23</td>
<td>7.39</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 200 Mhz p</td>
<td>5.74</td>
<td>5.74</td>
</tr>
<tr>
<td>Artix-7 xc7a200 100 Mhz</td>
<td>6.74</td>
<td>10.14</td>
</tr>
<tr>
<td>Artix-7 xc7a200 100 Mhz p</td>
<td>7.9</td>
<td>7.9</td>
</tr>
<tr>
<td>Artix-7 xc7a200 200 Mhz</td>
<td>6.66</td>
<td>9.72</td>
</tr>
<tr>
<td>Artix-7 xc7a200 200 Mhz p</td>
<td>8.035</td>
<td>8.035</td>
</tr>
<tr>
<td>Zynq-xc7z200 100 Mhz</td>
<td>7.41</td>
<td>11.07</td>
</tr>
<tr>
<td>Zynq-xc7z200 100 Mhz p</td>
<td>9.2</td>
<td>9.2</td>
</tr>
<tr>
<td>Zynq-xc7z200 200 Mhz</td>
<td>6.88</td>
<td>7.47</td>
</tr>
<tr>
<td>Zynq-xc7z200 200 Mhz p</td>
<td>8.36</td>
<td>3.14</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 100 MHz</td>
<td>6.35</td>
<td>9.41</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 100 MHz p</td>
<td>7.52</td>
<td>7.52</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 200 MHz</td>
<td>6.48</td>
<td>8.94</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 200 MHz p</td>
<td>7.83</td>
<td>7.83</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 100 MHz</td>
<td>9.43</td>
<td>13.09</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 100 MHz p</td>
<td>12.55</td>
<td>12.55</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 200 MHz</td>
<td>8.85</td>
<td>12.81</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 200 MHz p</td>
<td>11.63</td>
<td>11.63</td>
</tr>
</tbody>
</table>

**Table 2. Resource usage**

<table>
<thead>
<tr>
<th>FPGA</th>
<th>LUT</th>
<th>FF</th>
<th>DSP</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtex-7 xc7v2000 100 MHz</td>
<td>2</td>
<td>9</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>Virtex-7 xc7v2000 100 MHz p</td>
<td>3</td>
<td>1</td>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td>Virtex-7 xc7v2000 200 MHz</td>
<td>2</td>
<td>1</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>Virtex-7 xc7v2000 200 MHz p</td>
<td>2</td>
<td>1</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 100 Mhz</td>
<td>6</td>
<td>3</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 100 Mhz p</td>
<td>7</td>
<td>5</td>
<td>6</td>
<td>0</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 200 Mhz</td>
<td>6</td>
<td>4</td>
<td>6</td>
<td>0</td>
</tr>
<tr>
<td>Kintex-7 xc7k480 200 Mhz p</td>
<td>6</td>
<td>5</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>Artix-7 xc7a200 100 Mhz</td>
<td>25</td>
<td>7</td>
<td>21</td>
<td>0</td>
</tr>
<tr>
<td>Artix-7 xc7a200 100 Mhz p</td>
<td>27</td>
<td>10</td>
<td>9</td>
<td>2</td>
</tr>
<tr>
<td>Artix-7 xc7a200 200 Mhz</td>
<td>23</td>
<td>10</td>
<td>14</td>
<td>0</td>
</tr>
<tr>
<td>Artix-7 xc7a200 200 Mhz p</td>
<td>27</td>
<td>14</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>Zynq-xc7z200 100 Mhz</td>
<td>15</td>
<td>4</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>Zynq-xc7z200 100 Mhz p</td>
<td>15</td>
<td>6</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>Zynq-xc7z200 200 Mhz</td>
<td>14</td>
<td>5</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>Zynq-xc7z200 200 Mhz p</td>
<td>16</td>
<td>7</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 100 MHz</td>
<td>6</td>
<td>2</td>
<td>17</td>
<td>0</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 100 MHz p</td>
<td>7</td>
<td>3</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 200 MHz</td>
<td>6</td>
<td>3</td>
<td>18</td>
<td>0</td>
</tr>
<tr>
<td>Virtex-6 xc6vlx760 200 MHz p</td>
<td>7</td>
<td>4</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 100 MHz</td>
<td>53</td>
<td>18</td>
<td>93</td>
<td>1</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 100 MHz p</td>
<td>60</td>
<td>26</td>
<td>55</td>
<td>5</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 200 MHz</td>
<td>53</td>
<td>29</td>
<td>102</td>
<td>1</td>
</tr>
<tr>
<td>Spartan-6 xc6s150 200 MHz p</td>
<td>56</td>
<td>33</td>
<td>46</td>
<td>5</td>
</tr>
</tbody>
</table>

**Acknowledgement**

This research has been co-financed by the European Union (European Social Fund – ESF) and Greek national funds through the Operational Program “Education and Lifelong Learning” of the National Strategic Reference Framework (NSRF) - Research Funding Program: ARCHIMEDES III. Investing in knowledge society through the European Social Fund. (ARCHIMEDES III-STRENGTHENING RESEARCH GROUPS IN TECHNOLOGICAL EDUCATION, NSRF 2007-2013).

**References**