Optimization of Nanowires Ratio in Nano-scale SiNWT Based SRAM Cell

Yasir Hashim a, Mohammad Hayyan Alsibai b and Sulastri Abdul Manap c
Faculty of Engineering Technology, University Malaysia Pahang (UMP), Lebuhraya Tun Razak, 26300, Pahang, Malaysia

Abstract. This paper represents the impact of nanowires ratio of silicon nanowire transistors on the characteristics of 6-transistors SRAM cell. This study is the first to demonstrate nanowires ratio optimization of Nano-scale SiNWT Based SRAM Cell. Noise margins and inflection voltage of transfer characteristics are used as limiting factors in this optimization. Results indicate that optimization depends on both nanowires ratio and digital voltage level (V_dd). And increasing of logic voltage level from 1V to 3V tends to decreasing in optimization ratio but with increasing in current and power. SRAM using nanowires transistors must use logic level (2V or 2.5V) to produce SRAM with lower dimensions and lower inflection currents and then with lower power consumption.

1 Introduction

Static random access memory (SRAM) cell with six transistors (6T) is the primary memory used in many applications in digital circuits. As is well known, designing an integrated circuit chips that having the greatest possible number of individual 6T SRAM cells with two inverters circuits was considered a main goal of semiconductor technologies in our days, with a view to provide the integrated circuit chip with a largest memory as possible within the available area thereon. To achieve this objective, layouts for the transistors making up the cells integrated circuit have been developed by designers to reduce the area required for each. As the conventional silicon metal-oxide-semiconductor field-effect transistor (MOSFET) approaches its down scaling limits, many novel transistors’ structures are being extensively explored. Among them, the silicon nanowire transistor (SiNWT) has attracted broad attention from both the semiconductor industry and academic fields [1-4].

Fig. 1. circuit diagram of a Static Random Access Memory (SRAM).

When the horizontally-running word-line (WL) is enabled, the access transistors are turned on, and connect the storage nodes to the vertically-running bit-lines (BL and BL). In other words, they allow access to the cell for read and write operations, acting as bidirectional transmission gates.

This is an Open Access article distributed under the terms of the Creative Commons Attribution License 4.0, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Article available at http://www.matec-conferences.org or http://dx.doi.org/10.1051/matecconf/20152701009
2 Results and discussions

Construction of SRAM cells and its inverters using nanowires, include a number of PMOS and NMOS devices disposed on nanowires that are arranged on a wafer. Since the properties of the nanowires (e.g., nanowire diameters) affect the operation of the devices, it is desirable to arrange the devices such that the effects of the differences in the nanowire properties are reduced.

In the present paper, a computer-based model that discussed in [5] used to produce static characteristics of SRAM cells. The MATLAB software is designed to calculate the working points of the matched curves of the output characteristic of the two transistors connected as a CMOS inverter circuit. The MATLAB software is designed to calculate output ($V_{out}$-$V_{in}$) and current ($I_{out}$) characteristics of the NW-CMOS inverter depending on the $I_d$-$V_d$ characteristics of SiNWTs [5]. This model used MuGFET tool [6, 7] to produce NW N- and P-channel transistor output characteristics to fully simulate the NW-CMOS. These characteristics are then implemented in the MATLAB model to find the final static characteristics of the two transistors connected as a CMOS inverter circuit the main part of SRAM. [5]

The nanowires ratio of two SiNWTs was selected to make the SRAM work in the best possible conditions. The dimension ratio ($K_p/K_n$) of the two transistors (where $K$=Diameter (D)/Length (L)) in a normal CMOS inverter is ($\approx$3/1) when the width of the PMOS is increased or the length of the NMOS is decreased. The parameters in Table 1 are used to study the effect of dimensions on the characteristics of the SRAM.

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>N-nanowire</th>
<th>P-nanowire</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel length L</td>
<td>30 nm</td>
<td>30 nm</td>
</tr>
<tr>
<td>Source length</td>
<td>10 nm</td>
<td>10 nm</td>
</tr>
<tr>
<td>Drain length</td>
<td>10 nm</td>
<td>10 nm</td>
</tr>
<tr>
<td>Channel diameter D</td>
<td>20 nm</td>
<td>20 nm</td>
</tr>
<tr>
<td>Oxide thickness SiO$_2$</td>
<td>2 nm</td>
<td>2 nm</td>
</tr>
<tr>
<td>Channel concentration</td>
<td>$1*10^{10}$/cm$^2$</td>
<td>$1*10^{10}$/cm$^2$</td>
</tr>
<tr>
<td>Source and drain concentration</td>
<td>$1*10^{20}$/cm$^3$ (n-type)</td>
<td>$1*10^{20}$/cm$^3$ (p-type)</td>
</tr>
</tbody>
</table>

Fig 2 illustrates the shift of inflection point to the right with increasing nanowires ratio (Np/Nn) by increasing numbers of nanowire in PMOS transistor, where ((Np/Nn) = 1, 3, and 7) at logic level voltage $V_{dd}$=1. The increase in $I_{ds}$ by increasing numbers of nanowire in the P-channel transistor tends to compensate for the lower mobility of carriers (holes) in P-channel NWs. This process tends to improve noise margins of the inverter circuit. The dimensional optimization principle depends on noise margins and the inflection voltage ($V_{inf}$). These parameters are used as limitation factors. The best inverter has equal noise margin low (NM$_L$) and noise margin high (NM$_H$) values. Both NM$_L$ and NM$_H$ must have high values, and the $V_{inf}$ must be close to ($V_{dd}/2$) value, according to Fig 2, increasing of Np/Nn tends to increase in NM$_L$ and decrease in NM$_H$ without reaching optimized value (0.5V). NM$_H$ and NM$_L$ are the high- and low-state noise margins, respectively. In current characteristics it is clear that the current was increased at inflection point with increasing nanowires ratio. According to Fig 3, and at $V_{dd}$=1V there is no optimization point where NM$_H$ and NM$_L$ curves cross in it and be nearer to $V_{dd}/2$ line with inflection voltage curve, and this figure illustrates that NM$_L$ and NM$_H$ are impossible to be equal.

![Figure 2. Transfer and current characteristics with different (Np/Nn) and $V_{dd}$=1V.](image-url)
In Fig 4 the transfer characteristics of same inverters in SRAM with same dimensions in Table1 and also with same nanowires ratios \((Np/Nn) = 1, 3, \text{ and } 7\) but with logic level voltage \(V_{dd} = 2\), this figure illustrates the shift of inflection point to the right with increasing nanowires ratio \((Np/Nn)\) at this logic level (2V), according to Fig 4, increasing of \((Np/Nn)\) tends to increase in \(NML\) and decrease in \(NMH\) and reaching optimized value (1V). In current characteristics it is clear that the current was increased at inflection point with increasing nanowires ratio. Fig 5 shows that the crossing between \(NMH\) and \(NML\) curves happen at \((Np/Nn) = 4.8\) (around 5) which represent the optimized value for nanowires ratio. At this optimization point \(NMH = NML = 0.74\text{V, } V_{inf} = 0.95\text{V}\) at this optimization point, which is close to \(V_{dd}/2\) (1V).

The transfer and current characteristics of the inverters in SRAM with same dimensions in Table1 and also with same nanowires ratios \((Np/Nn) = 1, 3, \text{ and } 7\) but with logic level voltage \(V_{dd} = 3\) was shown in Fig 6, this figure
illustrates the shift of inflection point to the right with increasing nanowires ratio (Np/Nn) at logic level 3V. According to Fig 6, increasing of (Np/Nn) tends to increase in NM_L and decrease in NM_H with reaching (and crossing over) optimized value (1.5V). In current characteristics it is clear that the current was increased at inflection point with increasing nanowires ratio. Fig 7 shows that the crossing between NM_H and NM_L curves happen at Np/Nn=2.6 which represent the optimized value for nanowires ratio. At this optimization point NM_H=NM_L=0.9V, V_{inf}=1.4V at this optimization point, which is close to V_{dd}/2 (1.5 V).

According to figures (3, 5 and 7), optimization point will happen at lower value of nanowires ratio (lower dimensions) by increasing digital level voltage from 1V to 3V, but this also will tends to increase inflection current and power consumption in SRAM. under this fact, the fabrication of SRAM using nanowires transistors must use logic level (2V or 2.5V) to produce SRAM with lower dimensions and lower inflection currents and then with lower power consumption.

![Figure 6. Transfer and current characteristics with different (Np/Nn) and V_{dd}=3V.](image)

![Figure 7. NM_H, NM_L and V_{inf} curves with (Np/Nn) at V_{dd} = 3 V.](image)

### 3 Summary

Effect of nanowires ratio of silicon nanowire transistors in SRAM with different logic levels was studied in this paper. The limiting factors of this optimization were noise margins and inflection voltage of transfer characteristics. Results indicate that optimization depends on both nanowires ratio and digital voltage level (V_{dd}). And increasing of logic voltage level from 1V to 3V tends to decreasing in optimization ratio from very high nanowire ratio to 2.5, but with increasing in current. the fabrication of SRAM using nanowires transistors must use logic level (2V or 2.5V) to produce SRAM with lower dimensions and lower inflection currents and then with lower power consumption.

### References


2. A. Martinez, M. Aldegunde, N. Seoane, A. R. Brown, J. R. Barker, A. Asenov, Quantum-Transport Study


