Open Access
MATEC Web of Conferences
Volume 57, 2016
4th International Conference on Advancements in Engineering & Technology (ICAET-2016)
Article Number 01005
Number of page(s) 5
Section Electronic & Electrical Engineering
Published online 11 May 2016
  1. B.S. Amrutur and M. Horowitz. Proc. of IEEE symposium on low power electronics, pp.92-93,(1994).
  2. K.Roy and S. Prasad, Wiley Interscience Publication, (2000)
  3. C.M.R. Prabhu, A.K. Singh, S.W. Pin, T.C. Hou,In: Proc. of IEEE symposium on industrial electronics and applications, pp.68-72,( 2009).
  4. T.Kawahara, Y.Kawajiri, M. Horiguchi, T.Akiba, G. Kitsukawa, T.Kure, M.Aoki, IEEE journal of solid state circuits, J.E 29, 6, pp.715-122, (1994). [CrossRef]
  5. H.Yamauchi, H.Akamatsu, T.Fujita, IEEE journal of solid state circuits,J.E 30, 4, pp.423-431,(1995). [CrossRef]
  6. Shin-PaoCheng, Shi-YuHuang, Proc. of IEEE international workshop on memory technology, design and testing, pp.135-139,( 2005).
  7. Hiroki Morirnura, Satoshi Shigernatsu and Shinsuke Konaka, Proc.of IEEE International Symposium on Low Power Electronics and Design, pp.12-17,( 1999).
  8. Neil H. E. Weste, David Money Harris, Principles of CMOS VLSI Design,( 4thedition:Addision-Wesley(2011).
  9. Gupta and M. Anis, “Statistical design of the 6T SRAM bit cell,” IEEE Transactions on Circuits and Systems I: J.E. 57, 1, pp. 93–104,(2010) [CrossRef]
  10. Do Anh-Tuan, Jeremy Yung Shern Low, Joshua Lih Low, Zhi-Hui Kong, Xiaoliang Tan,and Kiat-Seng Yeo, “An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65nmCMOS,” IEEE transactions on circuits and systems ,J.E 58, 6, pp.1252-1263, (2011) [CrossRef]