Open Access
MATEC Web of Conferences
Volume 22, 2015
International Conference on Engineering Technology and Application (ICETA 2015)
Article Number 01003
Number of page(s) 8
Section Information and Communication Technology
Published online 09 July 2015
  1. W. J. Dally and B. Towles. 2001. Route packets, not wires: on-chip interconnection networks. In Design Automation Conference (DAC), pp: 684–689.
  2. Y Hoskote, S Vangal, A Singh, N Borkar, S Borkar. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro.
  3. P. Gratz, C. Kim, R. McDonald, and S. Keckler. 2006. Implementation and evaluation of on-chip network architectures. ICCD.
  4. Hayenga M, Jerger N E, Lipasti M. 2009. SCARAB: a Single Cycle Adaptive Routing and Bufferless Network. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pp: 244–254.
  5. Gomez C, Gomez M E, Lopez P, et al. 2008. Reducing Packet Dropping in a Bufferless NoC. In Proceedings of the 14th International Euro-Par Conference on Parallel Processing, pp: 899–909.
  6. Moscibroda T, Mutlu O. 2009. A Case for Bufferless Routing in Onchip Networks. In Proceedings of the 36th Annual International Symposium on Computer Architecture, pp: 196–207.
  7. Fallin C, Craik C, Mutlu O. 2011. CHIPPER: a Low-complexity Bufferless Deflection Router. In Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture, pp: 144–155.
  8. Feng Chao-chao, Lu Zhonghai, Zhang Minxuan and Li Jinwen. 2011. A 1-cycle 2GHz Bufferless Router for Network-on-Chip. Journal of National University of Defense Technology. 33(6): 42–47.
  9. Chaochao Feng, Zhonghai Lu, Axel Jantsch, Minxuan Zhang. 2012. A 1-Cycle 1.25 GHz Bufferless Router for 3D Networks-on-Chip. IEICE Transactions on Information and Systems. E95-D(5): 1519–1522. [CrossRef]